- 您现在的位置：买卖IC网 > Sheet目录368 > W25Q16VSFIG (Winbond Electronics)IC FLASH 16MBIT 80MHZ 16SOIC
W25Q16V
10.2.15
Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes (a page) of data to be programmed at
previously erased (FFh) memory locations. A Write Enable instruction must be executed before the
device will accept the Page Program Instruction (Status Register bit WEL= 1). The instruction is initiated
by driving the /CS pin low then shifting the instruction code “02h” followed by a 24-bit address (A23-A0)
and at least one data byte, into the DI pin. The /CS pin must be held low for the entire length of the
instruction while data is being sent to the device. The Page Program instruction sequence is shown in
figure 15.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address
bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceed the
remaining page length, the addressing will wrap to the beginning of the page. In some cases, less than
256 bytes (a partial page) can be programmed without having any effect on other bytes within the same
page. One condition to perform a partial page program is that the number of clocks can not exceed the
remaining page length. If more than 256 bytes are sent to the device the addressing will wrap to the
beginning of the page and overwrite previously sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS is
driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See AC
Characteristics). While the Page Program cycle is in progress, the Read Status Register instruction may
still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during the Page Program
cycle and becomes a 0 when the cycle is finished and the device is ready to accept other instructions
again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit in the Status
Register is cleared to 0. The Page Program instruction will not be executed if the addressed page is
protected by the Block Protect (BP2, BP1, and BP0) bits.
Figure 15. Page Program Instruction Sequence Diagram
- 32 -
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
W25Q32BVZPIG
IC SPI FLASH 32MBIT 8WSON
W25Q32DWZEIG
IC FLASH SPI 32MBIT 8WSON
W25Q40BWSSIG
IC FLASH SPI 4MBIT 8SOIC
W25Q40BWZPIG
IC FLASH SPI 4MBIT 8WSON
W25Q64BVSFIG
IC SPI FLASH 64MBIT 16SOIC
W25Q64CVZEIG
IC SPI FLASH 64MBIT 8WSON
W25Q64DWZEIG
IC FLASH SPI 64MBIT 8WSON
W25Q64FVSFIG
IC SPI FLASH 64MBIT 16SOIC
相关代理商/技术参数
W25Q16VSSIG
功能描述:IC FLASH 16MBIT 80MHZ 8SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ
W25Q16VZPIG
制造商:WINBOND 制造商全称:Winbond 功能描述:16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BW
制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWSNIG
制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWSNIP
制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWUXIG
制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWUXIP
制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWZPIG
制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI